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Portabilidade e Desempenho em Sistemas Paralelos
Heterogeneos
Resumo
Os sistemas de computac~ao actuais s~ao constitudos por uma multiplicidade de
recursos computacionais com diferentes arquitecturas, tais como CPUs multi-nucleo
e GPUs. Estas plataformas s~ao conhecidas como Sistemas Paralelos Heterogeneos
(SPH) e a medida que os recursos computacionais evoluem este sistemas oferecem
mais paralelismo e heterogeneidade. Explorar de forma eciente esta multiplicidade de
recursos exige que o programador conheca com alguma profundidade as diversas ar-
quitecturas, modelos de computac~ao e ferramentas de desenvolvimento que lhes est~ao
associados. Problemas de portabilidade, espacos de enderecamento de memoria disjun-
tos, distribuic~ao de trabalho e computac~ao irregular s~ao alguns exemplos que precisam
de ser abordados para que seja possvel explorar ecientemente os recursos computa-
cionais de um SPH.
O objectivo desta dissertac~ao e conceber e avaliar uma arquitectura base que per-
mita a identicac~ao e estudo preliminar dos potenciais obstaculos e limitac~oes ao de-
sempenho de um sistema de execuc~ao que explore SPH. E proposto um sistema de
execuc~ao que simplica a tarefa do programador de lidar com todos os diferentes dis-
positivos disponveis num sistema heterogeneo. Este sistema implementa um modelo
de programac~ao e execuc~ao com um espaco de enderecamento unicado controlado por
um gestor de dados. E tambem proposta uma interface de programac~ao que permite ao
programador denir aplicac~oes e dados de forma intuitiva. Quatro diferentes escalon-
adores de trabalho s~ao propostos e avaliados, que combinam diferentes mecanismos
de partic~ao de dados e diferentes polticas de atribuic~ao de trabalho. Adicionalmente
e utilizado um modelo de desempenho que permite ao escalonador obter algumas in-
formac~oes sobre a capacidade de computac~ao dos diversos dispositivos.
A ecie^ncia do sistema de execuc~ao foi avaliada com tre^s aplicac~oes - multiplicac~ao
de matrizes, convoluc~ao de uma imagem e um simulador de partculas baseado no
algoritmo Barnes-Hut - executadas num sistema com CPUs e GPUs.
Em termos de produtividade os resultados s~ao prometedores, no entanto o combinar
de escalonamento e particionamento de dados revela alguma inecie^ncia e necessita de
um estudo mais aprofundado, bem como o gestor de dados, que tem um papel funda-
mental neste tipo de sistemas. As decis~oes inuenciadas pelo modelo de desempenho
foram tambem avaliadas, revelando que a delidade do modelo de desempenho pode
comprometer o desempenho nal.
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Portability and Performance in Heterogeneous Many
Core Systems
Abstract
Current computing systems have a multiplicity of computational resources with dif-
ferent architectures, such as multi-core CPUs and GPUs. These platforms are known as
heterogeneous many-core systems (HMS) and as computational resources evolve they
are oering more parallelism, as well as becoming more heterogeneous. Exploring these
devices requires the programmer to be aware of the multiplicity of associated archi-
tectures, computing models and development framework. Portability issues, disjoint
memory address spaces, work distribution and irregular workload patterns are ma-
jor examples that need to be tackled in order to eciently explore the computational
resources of an HMS.
This dissertation goal is to design and evaluate a base architecture that enables
the identication and preliminary evaluation of the potential bottlenecks and limita-
tions of a runtime system that addresses HMS. It proposes a runtime system that
eases the programmer burden of handling all the devices available in a heterogeneous
system. The runtime provides a programming and execution model with a unied
address space managed by a data management system. An API is proposed in order
to enable the programmer to express applications and data in an intuitive way. Four
dierent scheduling approaches are evaluated that combine dierent data partitioning
mechanisms with dierent work assignment policies and a performance model is used
to provide some performance insights to the scheduler.
The runtime eciency was evaluated with three dierent applications - matrix mul-
tiplication, image convolution and n-body Barnes-Hut simulation - running in multi-
core CPUs and GPUs.
In terms of productivity the results look promising, however, combining scheduling
and data partitioning revealed some ineciencies that compromise load balancing and
needs to be revised, as well as the data management system that plays a crucial role in
such systems. Performance model driven decisions were also evaluated which revealed
that the accuracy of a performance model is also a compromising component.
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Chapter 1
Introduction
Current computing systems are heterogeneous machines in the sense that, besides the general
purpose central processing unit (CPU), also integrate additional co-processors which, most
often, exhibit architectures and computing paradigms dierent from the main CPU. Multi-
core CPUs, many-core GPUs, Cell Broadband Engine are some examples of devices that
integrate these platforms which are known as Heterogeneous Many-core Systems (HMS).
Computing systems are thus oering more parallelism while simultaneously becoming more
heterogeneous [37, 54]. Amdahl's law of the multi-core era [31] suggests that these systems
have more potential than homogeneous systems to improve parallel applications.
However, using a HMS may not be an easy task due to the architectural dierences that
compose a heterogeneous system. Ecient program execution in these platforms requires
the programmer to be aware of the multiplicity and heterogeneity of the available devices
in order to eciently exploit them. The user must have some knowledge of the dierent
execution and memory models associated with the dierent devices that are also reected in
the devices' programming models.
Due to the divergences in the architectural descriptions of most of the co-processors they
feature their own interface and development tools. Code used by these devices is generally
compiled with a specic compiler and according to a specic programming model. This
makes the migration of computation a problem not only in run-time but also in compile
time since the program code is designed for a specic platform or device.
This lack of portability is not only relative to the code but also to the performance. As-
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sumptions of performance in an algorithm implementation may not be valid if the computing
platform changes. As mentioned, associated with each platform there is a set of models that
impact the code, memory hierarchy, control ow, data access and concurrent execution of
threads, among others. All performance considerations must take this diversity of factors
into account; if one or more of these factors changes, then the performance may seriously
be aected. Code and performance portability is thus required and constitutes a research
challenge[59].
One of the potential drawbacks when using HMS is the disjoint memory address spaces of
each device. Each device may have its own memory space that requires explicit copy of data
in order to perform the computation. For example, performing a matrix multiplication on a
GPU requires to explicitly copy the three matrices to the device, execute the computation
and copy the result back to the host system. These copies not only require explicit inter-
vention from the programmer as well as they become more error prone and may represent
a bottleneck due to a limited bus bandwidth. Programming HMS requires explicitly han-
dling data movements and accesses, hindering the programmer from concentrating on the
application functionality. Providing an intuitive and ecient data management abstraction
level, that releases the programmer from such concerns, is a major requirement to enable
increased programming productivity and consistency.
Heterogeneous systems are inherently parallel, both between dierent devices as within
each device, since these are often composed by multiple processing cores. Deciding how to
partition an application workload into tasks and on which device shall each task be executed
are thus fundamental questions.
Each device in a heterogeneous architecture platform has dierent purposes and compute
capabilities. For example, a GPU has about 1000 GFLOPS of theoretical peak performance
and is an ideal platform for data parallel tasks but limited in memory and bus bandwidth,
while a CPU is denoted by complex control logic with a sophisticated memory hierarchy.
The matching of algorithm classes to the dierent platforms available is still a research topic
[40]. In an HMS work must be distributed among devices such that a single device will not
stall the others because it takes too long to produce some result that is required to complete
the job or to satisfy some data dependency that will allow other tasks to proceed. There is
a scheduling choice to be taken in order to keep the system busy and balanced such that the
full computing power of the heterogeneous system can be leveraged in order to minimize the
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execution time.
One of the greatest causes of unbalancing are the computation and data access patterns
of the application. Irregular applications tend to be hard to map in a heterogeneous system
since there is no pre-knowledge of the amount of work and data accesses. When assigning
a certain amount of work to a device it could take an arbitrary amount of time to nish.
This causes load balancing to be hard, making scheduling of irregular applications in HMS
a challenge.
The goals of this dissertation are threefold: (i) identify the main requirements of a run-
time system that eciently addresses heterogeneous systems, ensuring code and performance
portability, thus increasing programmer productivity; (ii) design a base architecture and im-
plement a prototype for such system; (iii) assess the above design performance and suitability
for eciently handle heterogeneous systems, thus enabling the identication and preliminary
evaluation of major bottlenecks and limitations. These goals will provide insight into the
development of a platform that tackles HMS, which rises new challenges, as compared to
homogeneous systems, that will be identied and approached throughout this work.
Therefore, this dissertation entails designing and evaluating an unied programming and
execution model for HMS, which handles scheduling and data management activities, thus
releasing the application programmer from such concerns and allowing him to concentrate on
the application's functionality. The proposed programming and execution model introduces
transparency with respect to the burden of handling multiple platforms and simultaneously
enables the runtime system to make dynamic decisions without any intervention from the
programmer.
An Application Programming Interface (API) is proposed, through which the user spec-
ies the application functionality and data. Functionality will be exposed using a kernel
approach. The user will provide a kernel implementation for each platform that will be
called by the run-time system to perform the computation in the assigned device. Data
will be specied using a data abstraction mechanism that encapsulates information about
the problem data. This allows the system to transparently manipulate data separating the
computation from data management.
As previously mentioned the existence of multiple disjoint memory address spaces, asso-
ciated with dierent devices and hierarchy levels as well as exhibiting diverse transfer band-
8
widths and latencies, constitutes a potential performance bottleneck for exploiting HMS.
The proposed system is endowed with a data management system that will be responsi-
ble for tracking all data transfers and locations in a transparent way. This will enable the
framework to leverage data locality using a simple cache protocol that will reduce memory
copies whenever possible, trying to minimizing the problem of limited bus bandwidth. Data
management is a very subtle and complex subject that can seriously inuence the nal per-
formance results.
Several factors may inuence scheduling decisions in a HMS. A decision may be based
on several parameters that describe the capabilities of the available devices and the load
description of a given amount of work. This suggests the denition of a performance model
that describes both the workload and the devices' characteristics and which allows for in-
formed scheduling decision making. One such performance model is proposed, allowing a
simplied description of both the workload and the computing capabilities and requiring
the application programmer to provide some mechanisms in order to gather the required in-
formation. Additionally, several scheduling strategies are evaluated which explore dierent
work decomposition and mapping policies in order to tackle the load balancing and resource
utilization problem.
The proposed approach is evaluated over NVIDIA GPU cards and Intel XEON quad-core
processors. The obtained results provide some insights of the impact of ecient scheduling
and data management strategies across a HMS, for both regular and irregular applications.
This dissertation is composed by ve more chapters. Chapter 2 introduces the problem
statement, presents an overview of the available heterogeneous technologies and some related
work. Chapter 3 describes the proposed programming and execution model and framework
design details. Chapter 4 and 5 are dedicated to evaluations and results, and the dissertation
is concluded in Chapter 6.
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Chapter 2
The problem statement
2.1 The search for performance
In the last decades the scientic community has substantially increased the demand for high
performance computing (HPC) systems . With more simulation instead of physical testing,
more complex phenomena modelling, more products and systems being simulated, comput-
ing technology - either in intelligence, life sciences, manufacturing, energy, defences, etc. -
has become more ubiquitous and challenging.
To face this claim for performance, chip manufacturers improve their computational solu-
tions following the technological evolutions and limitations. The most prominent and broadly
used solutions nowadays embrace parallelism as a key factor to achieve performance. This
is the result of a change in the technological evolution whose grounds are increasing clock
frequency and transistor count. When chip manufacturers reached the physical limitations
with those type of improvements they focused their eorts in revising their product archi-
tectures minimizing latency and maximizing throughput [49].
Computing technology today oers several solutions with several dierent purposes. For
example, a Central Processing Unit (CPU) is endued with execution units and complex con-
trol primitives which allow it to be a versatile and exible tool for process and control. It
implements several types of parallelism as well as good support for conditional branching and
speculative execution. On the other hand Graphical Processor Units (GPU) were designed
to solve rasterization problems from computer graphics. The main objective of a GPU is to
provide game and lm industry with better graphics and real-time rates. These devices oer
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high level of throughput with a high core count but sacrice control and execution of complex
computation. Manufacturers kept improving it and with the introduction of new features,
the HPC community was able to explore the potential of parallelism that these devices oer
[48]. The Cell architecture proposed by IBM is a successfully heterogeneous architecture
which tries to gather the best of the two previous architectures in a single platform. It is
developed for high-end server markets but it is also present in the video-game console Sony
PlayStation 3. Other co-processing devices can be found across the market that best t the
dierent purposes with dierent compute capabilities and dierent ends.
Furthermore, some of these devices can work together in a single system or in high-
bandwidth network connected systems (e.g. Clusters) exposing even more parallel processing
power. These type of systems are becoming widely used and are known as Heterogeneous
Many-core Systems. They can be easily found in a consumer market or in a larger scale in
the Top500 list[62].
But there is a setback. There is an increasing demand for performance and parallel com-
puting power and vendors are remarkably releasing more and more powerful and aordable
computing resources. But there is a wide and growing gap between the resource capabilities
and the actual benets that can be extracted by programming and implementing applica-
tions. This gap is known as "software gap" and it is the object of several research studies
[7].
2.2 The Heterogeneity problem
The HPC community has increased substantially the demand for computational power to
which manufacturers answered with more parallelism and more types of computing plat-
forms with larger number of processing elements. This lead the developers to explicitly
express parallelism in their applications in order to fully exploit the available resources. As
the demand grows wide in the various research elds, not only the processing elements are
increasing but they are also becoming more heterogeneous and thus raising more challenges.
In order to minimize the latency, manufacturers equipped some devices with their own
memory banks. Some CPU devices have up to 3 levels of cache and a set of registers. The
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system host RAM is shared with other CPUs and devices. A GPU is connected to the system
by a PCI Express (PCIe) bus through which all the communication is done. Data must be
explicitly copied to this address space in order to perform any computation since the memory
space is disjoint from the system host memory. This model is similar to distributed memory
systems, where the dierent processors access their own memory banks.
Memory transfer cost is thus, a potential performance bottleneck when using co-processors.
Mainly duo to the bus limited bandwidth but also to reduced development productivity, since
the programmer needs to explicitly handle all memory copies and be perfectly aware of data
location and coherence. Thus, in order to eciently exploit a HMS the memory transfer
cost must be minimized such that system throughput levels increase. In order to increase
both development and productivity and runtime performance it is fundamental to separate
data management from the computation, which implies that the developer is kept agnostic
to the data location. Such data management suggests that data be transferred dynamically,
on demand, minimizing the volume of data movement while simultaneously maintaining a
database of data location and status.
Heterogeneous architectures imply dierent execution and programming models. Each
device may have its own programming language and tools which in most cases are not
portable [13, 45, 29, 43]. In practical terms, for a programmer to develop applications for a
HMS he needs, at least, to have some knowledge of each programming model of each device
[57]. This seriously reduces development productivity when using heterogeneous platforms
eciently.
In order to maximize performance, an application is designed and carefully tuned to fully
utilize each resource computing capability. It follows the device specic architecture and
execution model and the algorithm is implemented accordingly. For example, consider a
vector addition in a GPU and CPU. Usually, in the GPU, a thread is assigned to perform
the sum of the two values of a single position resulting in invoking the same number of
threads as the number of elements. This design exhibits a good performance in this type of
devices since they were developed to support a high thread count. However, if implementing
this model in a CPU, the performance will probably be unacceptable due to the higher
overheads relative to thread creation and management. Each algorithm implementation is
designed targeting a platform computing model that the developer explores and tackles in
order to achieve the minimum execution time. If the platform changes, the developer needs
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to re-write and potentially re-design all the algorithm such that it suits the new platform.
Although these portability issues have been widely studied[21, 58, 68], code and perfor-
mance portability are still a research challenge [59].
In computer science one can nd several dierent types of applications. Data intensive
applications are those who exhibit more data accesses with simple computations e.g. matrix
multiplication. Compute intensive applications use complex algorithms that push to the
limits the functional units of the device with lower memory access rates, e.g., Data encryp-
tion. Applications can also be categorized has regular or irregular. A regular application
has predictable memory accesses and computations that can be managed by a programmer
and improved. An irregular application exhibits an unpredictable workload and data access
patterns making optimizations a much more challenging task.
There are also dierent types of parallelism, such as instruction-level, data-parallelism
and task-level parallelism, each one suited for a dierent computing model. Single Instruc-
tion Multiple Thread (SIMT) devices, such as the GPU, for example, are designed for data-
parallelism in regular applications beneting from techniques like coalesced memory accesses.
On the other hand, a IBM Cell is a very exible co-processor that can oer high-end per-
formance in several computing paradigms. Several details inuence a good match between
the device computing model and the application patterns, an improper assignment of a task
with an improper workload to a device may seriously aect the performance. Therefore,
dierent devices exhibit dierent performance levels when addressing the same application
type. This fact raises some challenges when handling these systems. For example a system
composed with one GPU and one CPU executing a matrix multiplication algorithm. If the
matrix is equally divided to both devices, the GPU, due to its higher number of cores and
simple computation, will nish much faster than the CPU and the whole system has to wait
until the CPU nishes to deliver the result. Properly distributing and balancing work among
processors is thus a relevant task in order to keep all the processors busy and minimizing
the execution time. This is known as load balancing and it is one of the major causes of
ineciency in a HMS.
An application can be seen as a collection of jobs and job dependencies. This allows iden-
tication of stages of the application that can run concurrently, thus reducing the execution
time. A job is a computation not yet ready for execution that is performed over some data.
While a task is a part of a job that can be done in parallel. A job can be partitioned into
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smaller tasks. The granularity of these tasks is not trivial since it is inuenced by several fac-
tors, most of them related with the device architecture and overall performance. To achieve
good parallel performance, choosing the right granularity for the application is crucial [51].
Granularity is the amount of workload each parallel task will have. If the granularity is too
coarse the system may become imbalanced, on the other hand if granularity is too ne the
communication overhead will potentially increase reducing throughput.
The challenge is to determine the right granularity avoiding load imbalance and commu-
nication overhead. Choosing the proper granularity is heavily related to device capabilities
and architectural features like cache sizes, thread model, among others. Selecting the correct
task granularity for a given device is thus a fundamental requirement in order to minimize
execution time within an heterogeneous system.
The workload of an application is generally related to the associated data, e.g. a matrix
multiplication workload depends on the size of the matrices, a signal processing algorithm
depends on the length of the signal. It is the data set size that typically denes the amount
of computation required to achieve the solution, particularly on regular applications. This
association enables the programmers and runtime systems to quantify a task workload and
perform load partitioning dening tasks with dierent granularities. This is achieved by
partitioning the original data set into smaller subsets and associating a task with each of
these subsets. However, this feature requires that data is kept consistent and mechanisms
to perform data divisions are required.
Summarizing, a heterogeneous systems programmer is faced with the following set of
diculties which must be tackled: (i) disjoint memory address spaces which require explicit
data movement among computing devices; (ii) code and performance portability problems,
due to the dierent architectures and computing models; (iii) correct choice of granularity
and proper map of task across devices considering the dierent application load patterns
and dierent compute capabilities.
All these challenges and diculties are thus a consequence of the heterogeneity, which
suggests tackling them with an unied execution model. Such model combined with a
programming model, data management system (DMS) and a scheduling methodology will
increase development productivity and improve overall performance.
A solution for ecient and productive use of heterogeneous platforms should then em-
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brace the following features:
 data abstraction and distribution mechanisms: communicate between heterogeneous
devices transparently to the application programmer, minimize memory transfers and
provide generic work division operations maintaining algorithm and data consistency;
 an application programming interface: an intuitive interface for job description, asso-
ciation of data and computational kernel, data access and program ow control;
 scheduling mechanisms: light scheduler able to trade-o scheduling overhead with
resource utilization, using runtime metrics to eciently distribute workloads across
the available resources;
 performance model: workload metrics for scheduling and providing to the scheduler
detailed information about the task and device compute capabilities;
2.3 Heterogeneous Technologies
2.3.1 Hardware Perspective
Central processing units (CPU) are the computing base history. CPU evolution had its roots
with Von Neumann architecture and marked its pace with transistor technology evolution,
approximately doubled every two years as predicted by Gordon Moore [44], and increased
clock frequencies. Clock frequency increase is no longer possible due to physical limitation
of silicon, material in which these integrated chips are built [49]. To overcome these limi-
tations chip manufacturers turned their eorts to architectural details, re-adjusting the use
of transistors and silicon space implementing new techniques to increase overall performance.
The new techniques tried to use parallelism as a fundamental key to increase the through-
put of the architecture. Parallelism denotes the ability to simultaneously execute several in-
structions. Designers started by proposing and implementing Instruction Level Parallelism
(ILP) maximizing the functional units usage. This technique is a transparent way for a chip
to perform parallel operations without any change in the application [49]. Pipelining, Super-
scalar techniques,Out-of-order Execution and Vector processing are the most used techniques
of ILP that still are implemented in today's CPUs and some devices. Also Simultaneous
Multi-Threading (SMT) - that enables data access to be overlapped with computation using
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switching context between threads - is a popular technique to achieve parallelism.
With all new approaches and features, adjusting and re-organizing the dierent units in
a single chip reached a point where cost overcame the benets. Driven by the need of more
parallelism, manufacturers decided to sacrice parallelism transparency and increase the
number of execution units connecting them using an interconnecting bus. Later this tech-
nique known as Symmetrical Multiprocessing (SMP) evolved to a very familiar and broadly
used solution known as Chip Multiprocessing (CMP). This approach places the dierent
CPUs in a single chip grouping the execution units in cores. From this technique emerged
the multi-core era.
The heavy demand for computing led to alternative chip designs serving specic appli-
cation domains. These devices entitled Co-processors enable computation o-loading from
the main processor and also try to maximize throughput instead of minimizing latency.
Typically this co-processors sacrice logic control, which simplies the core complexity and
allows the number of cores to increase substantially. A co-processor is used to complement
the functions of the CPU like oating point arithmetic, graphics, signal processing, etc.
IBM Cell-BE (CBEA) is a well known co-processing architecture in the HPC community
[35, 12]. It equips the supercomputer Roadrunner that hold its place in the Top500 super-
computer but it is also explored by the consumer market through the video game console
PlayStation 3 produced by Sony. The eld-programmable gate array (FPGA) is a exible
device that can be programmed after manufacturing [67]. Instead of being restricted to any
specic domain or hardware architecture, an FPGA allows the developer to program product
features and functions and recongure hardware for specic applications even after the prod-
uct is bought and installed. FPGAs are used by engineers in the design of specic-domain
integrated circuits enabling them to tailor microprocessors to meet the domain specic needs.
Graphical Processor Unit (GPU) is a technology driven by computer graphics. It is a
special purpose device aimed to serve the game and lm industry. Typically used to per-
form rasterization pilelines these devices oered quite good performance but low or zero
programmability to solve other complex problems. These devices ship a high core count
(many-core devices) with larger bandwidth for memory access.
Due to the industry demand for more exibility in order to implement customized shaders,
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manufacturers introduced programmable units. With each new chip generation more pro-
grammable units were added and the programmability of these devices reached a point where
the HPC community was capable of exploring the parallel computing power that these co-
processors oer. This is an emerging technique and it is known as general purpose GPU
(GPGPU) [50, 48].
GPU computing follows the computation ooading model and the developers can prot
from a high level of threading with a high number of simple cores. This makes the device
ideal for data parallel applications and there are already many libraries and algorithm im-
plementations using these devices.
Current market leaders of these co-processor are NVIDIA and ATI/AMD. NVIDIA latest
implementation, codename Fermi [29], features up to 512 Stream Processors (SP) grouped
in Stream Multiprocessors (SM) of 32 elements. Each SM shares a L2 cache and each SP
shares a L1 cache within a SM (Figure 2.1). The device has its own memory and support
DMA to system memory through the PCIe communication BUS. It is a heavily threaded
device that organizes threads in blocks and the block into warps of 32 threads which makes
it a 32-wide Single Instruction Multiple Data (SIMD) execution model. Fermi is designed for
maximal throughput and memory latency hiding achieved by managing resources eciently
with a large number (thousands) of threads and fast context switching.
Figure 2.1: NVIDIA Fermi architecture
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ATI/AMD is another well known GPU manufacturer. Their devices implement an archi-
tecture similar to NVIDIA Fermi with code name Evergreen.
Intel Larrabee [53] is an approach that tries to close the gap between CPU and GPU.
This architecture will try to gather the throughput of a GPU and the programmability of
a CPU in a single device. The Sandy-Bridge and Fusion platforms, from Intel and AMD
respectively, also take this hybrid approach in an attempt to tackle all paradigms of parallel
computing in a single chip. None of these platforms has yet been released, and little details
are known, but the anticipation is high since they claim to solve some of the problems when
using GPUs and CPUs.
2.3.2 Software Perspective
In order to induce more parallelism, chip designers enabled developers to explicitly use par-
allelism exposing multiple functional units with multi-core chips. The initial transparent
parallel techniques are thus not enough, which has driven developers to re-think their ap-
plications in order to fully explore all the parallelism that the new devices were oering.
Parallelizing an application may not be trivial and addresses some subtle aspects such as
identifying potential sections of the algorithm that can run in parallel, data dependencies,
concurrent control, etc.
A thread is a fundamental keystone of several computing paradigms and platforms. A
thread runs a segment of the application instructions concurrently with other threads shar-
ing resources such as memory. There are two major types of threads: hardware threads and
software threads. The former are controlled by the hardware and aim to increase utilization
of a single core (e.g. Hyper-threading technology from Intel). The latter are typically con-
trolled by the operative system or by an API that implements a thread model.
One of the most used APIs for threads is the POSIX Thread Library (PThread) that
oers thread controlling methods such as instancing, joining, synchronization, etc. However,
using threads is a very low level approach to explore parallelism, since the developer needs
to explicitly deal with concurrent issues, such as deadlocks and race-conditions, in order to
ensure correctness. OpenMP [18] is a higher level approach that uses compiler directives to
specify parallelizeable sections of code. The pragmas enable the specication of the behaviour
of parallel control structures, work sharing, scope of variables and synchronization. It aims
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shared memory systems and supports C, C++, and Fortran. Cilk/Cilk++ [14] is a runtime
system developed by Intel for multi-thread parallel programming in C/C++. It is highly
focused in reducing overhead using approaches like work and critical paths, non-blocking
threads, specic thread communication and sync techniques. Uses a protocol to control
work-stealing that also tries to minimize the overhead (THE protocol).
Like Cilk, TBB [32] is a multi-thread parallel library, also developed by Intel and based
in C++. It provides a powerful API with parallel constructs such as parallel-for, parallel-
reduce and parallel-scan along with parallel containers, memory pools, mutual exclusion
mechanisms, atomic operations and task interfaces. The internal scheduler also tries to ex-
plore the cache mechanism and workload balancing. Task Parallel library (TPL) [41] is a
parallel programming API incorporated in the Microsoft .NET framework. It enables .NET
developers to express parallelism and make use of multiprocessing technologies. The task
manager has a queuing system in order to perform ecient work distribution and work steal-
ing among available threads.
Summarizing, PThreads oers exibility with a low-level API, but low-level means more
potential problems. OpenMP tries to abstract some parallel details but lacks a runtime and
exibility. Cilk , TBB and TPL support a high level exibile parallel programming approach,
but are bound to a shared memory system and oer no native support for co-processing.
Message Passing Interface (MPI) is the most used API for distributed memory systems
(e.g. Clusters). It uses the notion of processes instead of threads where each process is, by
default, associated to a core. Processes communicate through message passing supporting
point-to-point and collective communication modes. Data and work must be explicitly di-
vided among process and each process workow is controlled independently. It is suitable
for large data problems where each node will handle part of the problem. However, com-
munication costs and low level development requiring close process control which reduces
productivity.
Partitioned Global Address Space (PGAS) model [69] is a potential contribution to in-
crease productivity. The main goal is to provide a continuous global address space over the
distributed memory system. This feature ease the developers task of being aware of commu-
nication details - such as the data marshalling, synchronization, etc - allowing the developer
to focus in computation.
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Figure 2.2: NVIDIA CUDA thread hierarchy
CHAPEL [20, 16] is an innovative language that tries to tackle data abstraction in parallel
computing. CHAPEL uses a global view abstraction of data providing a high-level support
for multi-threading. It combines data and distribution abstractions increasing productivity
and leveraging data locality. It denes the concept of Domain, which encapsulates size and
shape of data, supports domain-to-domain operations, parallel iterations, etc. A domain
may be distributed across processing elements (PE) - the API provides dierent types of
distributions and set ownerships over domains, mapping from global indices to PE local
indices, etc. CHAPEL provides a powerful API with support for task parallelism and data
parallelism, however it is still at an early stage and its eciency requires more development
in order to meet HPC community requirements.
In order to enable the HPC community to better explore their devices, NVIDIA and
ATI provided libraries that better expose the parallelism levels of their chip architecture and
execution model: Compute Unied Device Architecture (CUDA) in NVIDIA case and AMD
Stream SDK for ATI/AMD chips.
The CUDA [45] programming model was designed to keep a low learning curve using
familiar languages like C and C++. A CUDA application consists in parts of code that
can be executed either by the host (CPU) or GPU. The separation of the code is done
on compile time by the NVIDIA C Compiler (nvcc), but functions are explicitly tagged
by the programmer as being intended to run either on the CPU or GPU. Kernels are C
functions dened by the programmer that are executed in parallel by CUDA threads. A core
abstraction of the API is the hierarchy of thread groups. A kernel call will create a grid of
blocks of threads, a grid and a block can be organized in 1-,2- and 3-D abstractions and to
each thread and block is associated an index as gure 2.2 illustrates. This provides a natural
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Figure 2.3: NVIDIA CUDA memory model
way to associate computation to a data vector, matrices, or volumes.
The CUDA memory model is also straightforward as Figure 2.3 illustrates. Each thread
has a local memory and each thread block has a shared memory accessible to all threads
in block scope. All threads have access to device global and constant memory that are
persistent across kernels launches.
As mentioned in the hardware section CPU and GPU have disjoint address spaces which
require explicit data copy. These copies can be synchronous or asynchronous. CUDA is now
at version 4 and ships development tools, libraries, documentation and several code samples.
To explore the AMD/ATI GPUs developers can use the AMD Stream SDK API [13].
Compute Abstraction Layer (CAL) is a device driver interface to interact with the GPU
stream cores using an approach similar to CUDA.
In a heterogeneous system (HS) each device may have its own programming language and
development tools which aect productivity. In 2008, the Khronos Group gathered CPU,
GPU, embedded-processor, and software companies and agreed - following a Apple proposal
- to develop a single API that was able to support heterogeneous systems. After ve months
tailoring the API, the team presented the specication for the Open Computing Language
(OpenCL) 1.0. The latest OpenCL support list includes Nvidia GPUs, ATI/AMD GPUs,
Intel CPUs, AMD CPUs and IBM Power PCs.
OpenCL [36] is based on C and enables the user to write kernels that execute in OpenCL
capable devices. OpenCL execution model and programming model are similar to CUDA.
Besides data-parallelism, this framework also enables task-parallelism. The API execution is
coordinated with command-queues supporting out-of-order execution and synchronizations
primitives. Thus, OpenCL proposes a new standard that works across several devices, fa-
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miliar to developers and enables the developer to explore HS. However, it will only achieve
its goal when manufacturers release the OpenCL tool stack in full compliance to the standard.
RapidMind Multi-core Development Platform (RMDP) [43] is another tool for expressing
parallelism in heterogeneous platforms. RapidMind is a data-parallelism platform also using
the concept of kernel over arrays of data in high level C++ hardware agnostic language. In
2009, Rapidmind team joined Intel and are currently developing Intel Array Building Blocks
(ArBB) [34]. Their objective is to provide a programming model that enables the developers
to parallelize applications while hiding details of the underlying hardware. ArBB seems to be
a promising data-parallel platform but uses a code annotation approach similar to OpenMP
and is still in a beta version.
Romain Dolbeau et al. developed a Hybrid Multi-core Parallel Programming Environ-
ment (HMPP) that proposes a solution to simplify the use of hardware acceleration for
general purposes computations [24]. The toolkit includes a set of compiler directives and
a runtime system that oers the programmer simplicity, exibility and portability to dis-
tribute application computations over available heterogeneous devices. The approach also
uses directives to label a C method as a codelet. The integration of specic device code
is done using dynamic linking, making the application ready for receiving a new device or
an improved codelet. The execution time of the codelet is explicit, and when invoked the
runtime chooses the rst available compatible device.
2.4 Related work
Addressing heterogeneous systems eciently and productively requires that data movements
should be transparent to the programmer. This will not only ensure correctness and sim-
plify the development but also should try to minimize data transfers since they represent a
potential performance bottleneck.
This has already been widely addressed in the literature, COMIC [39] is a runtime system for
Cell that proposes a single shared address space with a relaxed memory consistency model
with a lazy approach1. GMAC [27] is a very similar approach for GPUs and several other
1memory transfer actions are postpone to the next synchronizing point in order to reduce memory transfer
overhead
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frameworks try to ease this burden [30, 65]. All simplify data access but they do not address
workload distribution.
CellSs [11] and GPUSs[8] are implementations of a super-scalar programming model for
Cells and GPUs respectively. The model uses code annotations and implements data caching
mechanism following a task-parallel approach. They use a task graph dependencies to explore
parallelism, overlap communication and computation and dispatch in a centralized fashion.
Sequoia [25] is another framework developed for supercomputers embedded with co-
processors also proposing a unied memory space featuring high-level abstractions and tech-
niques. It uses a user-dened task tree were tasks call the lower level tasks, ending on a leaf
where the computation is done. Each task has its own private address space and can only
reference this space. This way data locality is enforced and by providing a task and division
API, Sequoia run-time can map the application in dierent architectures. However, data
and computation mapping are static, lacking exibility and adaptation.
StarPU [6] is a project that also addresses heterogeneous computing. They propose an
unied run-time system with pre-fetching and coherence mechanisms based on the Modi-
ed/Shared/Invalid cache protocol which enable relaxed consistency and data replication.
The data management also cooperates with the scheduler providing useful information about
data location [5]. Combining this with a data transfer overhead prediction, StarPU sched-
ulers are able to predict the cost of moving data and inuence their scheduling decisions in
order to maximize throughput.
Since the focus of this work lays on scheduling rather than data management, the pro-
posed DMS in this dissertation is based on the StarPU approach. It uses the same cache
protocol with lazy consistency and keeps the programmer agnostic to data movements.
The key challenge in heterogeneous platforms is scheduling. The target is to eciently
map the application onto available resources in order to increase the throughput and min-
imize the execution time. Task scheduling is an NP-complete [26, 66] problem and has
been extensively studied with several heuristics proposed. These heuristics can be cate-
gorized as list-scheduling algorithms [1, 10], clustering algorithms [28], duplication-based
algorithms[2], genetic algorithms [56] ,among others. However, these policies target homoge-
neous distributed memory systems, scheduling in heterogeneous systems is more challenging.
Literature has also addressed these systems [55, 52, 23, 9, 63], but heterogeneity is reduced
to dierent computational powers where the processing elements have identical architectures
and programming paradigms.
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Designing scheduling strategies for systems that do not share the same computational
model is more complex, since more factors come into play, as stated in section 2.2.
Harmony [22], Merge [42] and StarPU [6] are three similar run-time systems that address
heterogeneous architecture platforms. They all provide a API to express job and data de-
pendencies, a single address space and dierent scheduling policies.
Harmony programming model follows a simple approach with three main mechanisms:
compute kernels, control decisions and a shared address space. Compute kernels are similar
to function calls and represent the algorithm functionality with the following restrictions:
(i) pointers are not allowed; (ii) each call can only use one system processing unit and it
is exclusive; (iii) kernels may have dierent implementations according to the architecture,
but need to produce the same result for the same input; (iv) temporary kernel local data
is not persistent. Control Decision enables the programmer to express dependencies which
also enable the runtime system to transparently optimize the work ow with speculation and
branch prediction. Finally, the shared address space enables the runtime to manage data
according to kernel mapping needs. The execution model is compared by the authors to a
modern processor with super-scalar and out-of-order techniques.
Merge, proposed by Collins et al., is another heterogeneous multi-core computing frame-
work that uses EXOCHI [68] as the low level interface to tackle portability and provides
a high-level programming language with a run-time system and compiler. EXOCHI is a
twofold API: (i) Exoskeleton Sequencer (EXO) is an architecture that represents heteroge-
neous devices as ISA-based MIMD processors combined with execution model, endued with a
shared virtual memory space; (ii) C for Heterogeneous Integration (CHI) is the C/C++ API
that supports specic in-line assembly from specic devices and domain-specic languages.
The framework uses the MapReduce [19] pattern that enables load balancing between pro-
cessors and automatic and transparent parallelization of the code. The authors advocate
that Merge is applicable to many HS and applications are easily extensible and can easily
target new architectures.
Augonnet et al. designed StarPU [5, 61, 6], that provides to HMS programmers a run-
time system to implement parallel applications over heterogeneous hardware that also in-
cludes mechanisms to develop portable scheduling algorithms. StarPU provides an unied
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execution model combined with a virtual shared memory and a performance model work-
ing together with dynamic scheduling policies. The two basic principles that droved the
execution model were: (i) tasks can have several implementations according to each device
architecture available in the system (codelets represent platform specic implementations of
a task functionality); (ii) data transfers inherent from the use of multiple devices are handled
transparently by the run-time, which originated the above mentioned DMS. StarPU DMS is
able to track data locations in order to reduce the number of copies, it also uses relaxed con-
sistency and data replication guaranteed by the MSI protocol. It also explores asynchronous
data transfers and data movement and computation overlapping. The framework also pro-
vides abstractions to divide data called lters. Filters are used logically to divide data into
blocks and can be used dynamically in runtime for computation renement purposes. Au-
thors advocate that ecient scheduling in HMS and overall performance improvement can
only be achieved by a data locality and granularity aware scheduler. StarPU is able to take
scheduling decisions according to data location information , provided by the DMS, together
with transfer cost prediction.
The scheduler implementations proposed by Augonnet et al. use greedy approaches -
all processor share a single queue of tasks with and without task prioritization dened by
the user - and cost-guided strategies where mapping of a task follows a performance model.
Two type of performance models are proposed: (i) based on device compute capabilities; (ii)
based on the Heterogeneous Earliest Finish Time (HEFT) [63] algorithm. In the latter, the
cost is predicted using history-based strategies that use hash tables to keep track of tasks'
execution time.
In the literature eorts can be found to map irregular applications in typical data-parallel
devices like the GPU, balancing computation load across the device available resources. [3]
introduced the notion of persistent kernel motivated by the severe variation in execution
time of a ray traversal in a ray tracer. The idea is to launch only enough CUDA threads to
ll the device resources, support them with work queues and keep the threads alive while
there is work to process in the queues. These concepts were implemented and evaluated
by Tzeng et .al in [64], that also introduced warp size work granularity and enhanced the
notion of persistent threads combining it with the uberkernel programming model[60] and
individual work queues.
25
2.5 Conclusions
Heterogeneous systems are widely available and some frameworks were proposed to deal with
the heterogeneity that these systems exhibit. It is arguable however that the development
productivity and full utilization of all resources of these systems have not reached the their
peak, specially with dierent computational load patterns.
Several proposals to tackle the identied diculties were made with dierent approaches.
All presented a shared address space; however, some of them lack an expressive API to sub-
mit data to be dealt by the run-time system [22]. Also, all proposed dierent approaches to
scheduling the computation across the dierent devices (some of them with explicit work di-
vision [42]), lacking of a performance model to reason about workload and device capabilities
[68, 42].
Using SIMT devices (like GPUs) to handle irregular workloads is not trivial and might
require overtaking the device internal scheduler, as proposed by [60, 64]. This item will be
addressed on section 3.4.
Augonnet et al. [6] identied similar diculties and addressed them with an unied pro-
gramming model endued with a DMS and some scheduling approaches for load balancing
across available resources. The approach proposed in this dissertation will follow a similar
model for data management, but will resort to dierent scheduling approaches that try to
tackle the challenges of eciently mapping regular and irregular applications across hetero-
geneous devices.
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Chapter 3
PERFORM runtime system
A solution for ecient and productive use of HMS entails tackling a series of challenges that
are consequence of the heterogeneity of these systems. This dissertation proposes an execu-
tion and programming model that tackles heterogeneous environments providing mechanisms
that meet the identied requirements. This chapter discusses these mechanisms implemented
in a framework entitled PERFORM.
3.1 Programming and Execution model
The proposed execution model perceives applications as one or more computation ker-
nels that apply some computation to all elements of a given data set (Figure 3.1). In this
sense, the execution of one computation kernel is a data parallel problem and the basic
work unit is the application of the kernel to one data element. Note, however, that the
Figure 3.1: Execution Model - Application denition
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Figure 3.2: Execution Model - Job partitioning into Tasks
workload might be dierent across the various work units due to the irregular nature of
the algorithm and associated data. Dependency constraints among dierent kernels are ex-
pressed using system primitives i.e., must be explicitly coded by the application programmer.
A Job consists on applying a computation kernel to a data set. It is the runtime system
responsibility to partition the data set into blocks of basic work units, referred to as Tasks,
and to dispatch the execution of these tasks onto available devices (Figure 3.2). The actual
mapping of the tasks onto devices is completely transparent to the programmer and handled
by the runtime system. Tasks are executed out-of-order i.e., once a job is submitted,
the runtime system will partition the data set and dispatch the tasks with no execution
order guarantees. On the other hand, job execution order will respect specied dependency
constraints; if no dependency is specied, two jobs may execute concurrently.
Each kernel implementation is agnostic to the basic work item block (task) size as well as
data accesses that are done inside the kernel. It is the application programmer responsibility
to provide a method which performs data set partitioning on system demand (a method
referred to as Dice) and to provide implementations of the kernel targeted and optimized to
each device architecture. The dice method renders the runtime system agnostic to algorithm
data decomposition. However, current implementation requires data to be represented as
multidimensional continuous arrays.
A unied address space is provided that keeps the programmer agnostic to data move-
ments and location among the disjoint address spaces. However, the programmer has to
explicitly gather back the partitioned data set calling a system primitive i.e., it is program-
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mer responsibility to invoke the gather of the specic data set of a job before its submission
or access. Furthermore, the runtime system does not ensure data consistency of concurrent
jobs, i.e., if two jobs write or update the same data, the serialization of the job must be
assured by the programmer using system primitives.
The runtime system follows a host-device model similar to CUDA and OpenCL APIs.
The system is composed by a host - CPU - that dispatches work to available devices - CPU,
GPU, Cell, etc. Once a task is submitted to a device its execution follows the device specic
programming and execution model as the programmer coded it. The runtime system is
unaware of the device behaviour following a monolithic approach, i.e., the runtime system
assigns the task, the device computes it and produces the result that will be gathered by the
system/programmer.
3.2 Programming Interface
A proposed goal of this dissertation is to provide an API for heterogeneous systems that
enables the programmer to express applications intuitively. Dealing with the dierent APIs
of each device can be very tedious in a heterogeneous system. Moreover, the disjoint address
spaces are both tedious to handle and error-prone. An API is thus proposed that will enable
the programmer to intuitively code applications in PERFORM. The API provides primitives
for job creation, data and kernel association, control and data access; all implemented
using the C++ programming language.
Recall that a job consists on applying a computation kernel to a data set and a task
is a partition of a data set to which the same kernel will be applied. Jobs are explicitly
created using C++ object inheritance features. The programmer provides to the system an
implementation of an extension of the class Job that is provided by the system and adds
as variables the potential parameters required to perform the job. The system will further
use polymorphism features to handle Job objects. Although semantically dierent, jobs and
tasks are implemented using the same C++ class.
The Dice method is a feature that enables the runtime system to partition data on de-
mand i.e., at any given time the system calls this method with a parameter and it returns
a set of new tasks. The parameter provides an hint of the granularity of the new intended
tasks. It is the method responsibility to generate new tasks and associated data respecting
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1 GEMM() {
2 float *matrixA = (float *) (malloc(sizeof(float) * N * N));
3 float *matrixB = (float *) (malloc(sizeof(float) * N * N));
4 float *matrixC = (float *) (malloc(sizeof(float) * N * N));
5 Domain <float >* A = new Domain <float > (2, R, matrixA , dim_space(0, N), dim_space(0, N));
6 Domain <float >* B = new Domain <float > (2, R, matrixB , dim_space(0, N), dim_space(0, N));
7 Domain <float >* C = new Domain <float > (2, RW, matrixC , dim_space (0, N), dim_space (0, N));
8
9 Job_MM *t = new Job_MM ();
10 t->associate_domain(A);
11 t->associate_domain(B);
12 t->associate_domain(C);
13 t->associate_kernel(CPU , &k_CPU_GEMM);
14 t->associate_kernel(GPU , &k_CUDA_GEMM);
15 performQ ->addJob(t);
16 wait_for_all_jobs ();
17 performDL ->splice(C);
18 }
Code block 3.1: Matrix Multiplication Job
the input parameter, which is dened using a performance model that will be discussed
later. The actual data partition is thus twofold: (i) it is performed on execution time by the
programmer supplied dice method and upon system demand; (ii) it is application dependent
since it is the application programmer who designs it. This is due to the fact that each
algorithm or problem has its own way to divide data, and the programmer is the only one
that is aware of such division patterns.
Although physical data partition and scatter is transparent to the programmer, the sys-
tem is not aware of which data needs to be gathered back to the host. Since gathering all
data assigned to a job is potentially wasteful, the programmer is provided with a method,
named Splice, that gathers all the data to the host. If the splice method is not called, there
is no guarantee of host data consistency after a job or task completion.
Abstract data handling is hard since there is an arbitrary number of ways to represent
data. Applications can use multidimensional arrays, pointer based structures, language API
built-in structures, among others. This exibility hinders the dynamic manipulation of data
by the runtime system, and since abstract data manipulation is not the focus of this dis-
sertation, current implementation only supports multidimensional continuous arrays.
Most data representations can be converted to continuous arrays. The continuity enables
the system to move and copy data without any intervention from the programmer.
Data access and registration is done using the DMS object Domain, whose implemen-
tation will be discussed in DMS section. The order in which the registration is done is
important. An index is associated to each registration and it will be used to access the set
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1 class Job_MM: public Task {
2
3 //no parameters needed
4
5 dice(Task **& new_tasks_ ,PM_Metric_normalized param) {
6 Domain <float >* A,B,C;
7 getDomain(0, A);
8 getDomain(1, B);
9 getDomain(2, C);
10 int divide_task_by = // calculate ho many tasks will be created according to param
11
12 Domain <float >* subA[divide_task_by ];
13 Domain <float >* subB[divide_task_by ];
14
15 for (int i = 0; i < divide_task_by; i++) {
16 // creation of subdomains of A and B
17 }
18 for (int i = 0; i < divide_task_by; i++) {
19 for (int j = 0; j < divide_task_by; j++) {
20 Job_MM* t = new Job_MM ();
21 // creation of subdomains of C
22 t->associate_domain(subA[i]);
23 t->associate_domain(subB[j]);
24 t->associate_domain(subdomainC);
25 new_tasks[task_count ++] = t;
26 }
27 }
28 }
29 }
Code block 3.2: Matrix Multiplication Job class denition
of the registered domains to that job. Domains encapsulate the pointer to the data buer,
the dimensions, the type of data - using C++ template features - and the read/write per-
missions. The framework also provides sub-domains that enable a data partition hierarchy.
Dependency constraints are typically expressed using a Directed Acyclic Graph (DAG)
[10, 9, 28, 4, 6, 11], however for the scope of this dissertation a simple job barrier primi-
tive suits the application and runtime needs. This primitive will block job submission until
all jobs and tasks submitted until that point are completed. This can also be used by the
programmer to ensure that data is ready for gathering since all jobs are completed and data
1 void k_CPU_GEMM(Task* t_) {
2
3 Domain <float > A;
4 t_->getDomain(0, A);
5
6 Domain <float > B;
7 t_->getDomain(1, B);
8
9 Domain <float > C;
10 t_->getDomain(2, C);
11
12 for (int i = C.X.start; i < C.X.end; i++) {
13 for (int j = C.Y.start; j < C.Y.end; j++) {
14 float acc = 0;
15 for (int k = A.Y.start; k < A.Y.end; k++) {
16 acc += A.at(i, k) * B.at(k, j);
17 }
18 C.at(i, j) = acc;
19 }
20 }
21 }
Code block 3.3: Matrix Multiplication CPU kernel
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is ready for gathering.
The code block 3.1 illustrates the code required for a matrix multiplication example.
The domains and kernels are associated using a Job object which is submitted to system
through the object performQ that represents the system job queue. Splice method belongs to
DMS, instantiated in the performDL object, and it is called after the dependency primitive
wait for all jobs() returns. The code block 3.2 illustrates the Job class denition where the
dice method is overridden. It creates the sub-domains and tasks according to a parameter
and stores them in a buer, retrieving their location to the runtime system for further
processing. In code block 3.3 is an example of a simple matrix multiplication CPU kernel
that illustrate how agnostic data access is performed.
3.3 Framework design
This section presents an overview of the framework architecture, detailing how the features
collaborate in order to tackle the previously identied challenges.
Figure 3.3 gives an overview of process ow from the job submission to the retrieval of the
nal results. An application is expressed by a set of jobs, each one constituted by a kernel
and a data set. These jobs will be submitted to the system using the previously described
API. First the Domains will be registered in the DMS and then the job are submitted to the
job queue.
Each device is controlled by a hardware driver API implemented by the manufacturer
that abstracts the low level interface to deal with the device, e.g., NVIDIA CUDA driver.
This API basically provides access to data transfers and functionality programming and
execution, is specic to each device and non-portable. To overcome this non-portability the
runtime system uses a higher level API for each device that follows a common interface. This
API, named DeviceAPI, abstracts all the manufacture primitives required to use a specic
device. Each device registered in PERFORM runtime has an instance of this API which
associates common interface methods to manufacturer methods.
Furthermore, each registered device is associated a thread that uses the DeviceAPI to
control the device. This enables each computational resource to run as an individual in-
dependent worker that cooperates with the remaining entities of the system concurrently.
This controller uses DMS methods to manage data transfers and Domains ensuring data
consistency. It also uses a local a task queue for local work management and task buer for
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Figure 3.3: (1) Jobs dened by kernels and data are submitted to the system using the API
as well as application dependency constraints; (2) the API will register data in DMS and
gather(splice) data back; (3) a workload factor is assigned to the job using a performance
model; (4) jobs are enqueued in a main job queue for execution; (5) registers the performance
model evaluate the compute capabilities of each device; (6) the scheduler dequeues and
enqueues jobs or tasks from the main queue; (7) the scheduler tries to assign a job to a
device, reasoning about job workload and device compute capabilities that potential trigger
dice features; (8) the scheduler signal data movements required for the job to the assigned
device; (9) DMS signals data transfers from/to device memory address space; (10) Signals
for execution, and job completion
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the scheduler to place assigned tasks.
The Scheduler will be responsible for task partitioning and task assignment to devices.
The assignment settles over a scheduling policy that is combined with a partitioning policy
and a performance model. There is also a thread created and assigned for these operations
that is always ready for task dispatching according to the scheduling policy.
All threads and entities in the system operate asynchronously and communicate using
System Operations, which similar to the message passing communication protocol.
3.3.1 Data management
As stated, due to the disjoint address spaces and dierent APIs, a DMS is a crucial feature
when addressing HMS. Although the focus of this dissertation is not data management,
tackling a heterogeneous system requires a system capable of transparently handle data.
The [5] DMS features contemplate the basic needs of this dissertation and a similar DMS is
proposed with some dierences in the interface and data partitioning.
Two main concepts are used, Domains and Data chunks. A Domain is a logical repre-
sentation of a data region,which encapsulates dimension 1, size and type. Size is expressed
using ranges for each dimension (for instance to create a Domain for a matrix the program-
mer specify to the Domain constructor four values that represent two ranges of values, one
for the rows and another for the columns). To express data partitioning the programmer can
use Subdomains. A Subdomain is also a Domain that represents a smaller region of the
data set. Its range is relative to the root Domain of the hierarchy. Figure 3.4 shows an ex-
ample of a two level partition, where Domains and Subdomains instantiations are illustrated.
A Data chunk (DC) is a system object that represents physical data. When a task is
submitted to a device, the device controller will instantiate - using DMS methods - a DC
for each domain associated to the task. When all data chunks are created, the controller
uses the DeviceAPI to copy the data to the device address space and signals task execution.
The memory address that results from the copy is stored in the DC object along with other
addresses from other devices for further data accessing.
These two concepts simplify data management since they separate the actual data copies and
location from logical data divisions and length denitions. They also enable the programmer
supplied kernels to be agnostic to each range of data available in each execution, being the
Domain responsibility to calculate the correct address pointer from global indexes to task
1recall that only multidimensional arrays are supported
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Figure 3.4: Domain hierarchy ranges; The Subdomain ranges are always relative to the root
domain A
DC local indexes.
New DC creation and data gather is performed using two DMS methods. To perform a
partition a new chunk will be created according to a Domain S. The algorithm will search in
the higher levels of the hierarchy which parent Domain P of S has a DC associated. When
found the method will allocate a DC respecting S sizes and copy data from Domain P Data
chunk to this new DC. When a DC is created according to a Domain it is associated to that
Domain. This mechanism can be seen as establishing a domain private address space.
The gather method, called Splice, does the inverse. It copies back all the chunks to
original positions according to the domain hierarchy. It is a recursive method that traverses
the whole tree, when it nds a non-divided Domain it will copy its DC to the eldest Domain
with a DC.
As proposed by Augonnet et al.[6], the core of the proposed DMS is a DC registry table
based on a MSI (Modied/Shared/Invalid) cache coherence protocol. This table registers
all DCs movements according to R/W request types that inuence the state of the chunk.
According to the MSI protocol the state of a DC is either (i) Modied, when a chunk has
been requested for writing and the computation is still going, (ii) Shared, when a chunk is
copied and no writing requests have been made and (iii) Invalid, assigned to all copies of a
chunk that has been requested for writing. In Figure 3.5 is an example of an assignment
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Figure 3.5: Device 0,1 and 2 have a valid copy a DC 0, device 1 has a invalid copy and device
2 has a valid copy of DC 1. If a task, requesting DC 0 to write and DC 1 to read, is assign
to device 1 the DMS will: (i) copy DC 1 to device 1, marking it has shared; (ii) mark DC
0 in device 1 as modied; (iii) and declare all the other DC 0 copies invalid because it was
requested for writing.
of a task with two DCs to a device. Device 0, 1 and 2 have a valid copy a DC 0, device
1 has a invalid copy of DC 1 while device 2 has a valid one. If a task, requesting DC 0
to write and DC 1 to read, is assigned to device 1 the DMS will: (i) copy DC 1 to device
1, marking it has shared; (ii) mark DC 0 in device 1 as modied; (iii) and declare all the
other DC 0 copies invalid because it was requested for writing. This feature not only en-
sures consistency, but also enables data replication that combined with a lazy approach may
potentially reduce data transfers. After a task completion, the chunks that were requested
remain in the devices (lazy) and are marked as shared (if the state was modied, otherwise
it is already in shared state) in the MSI table. For the next task that requests a chunk, the
DMS will check if the device has a valid (shared) copy and if so the data transfer is suppressed.
Furthermore, to overcome limitations in bus bandwidth some devices support asyn-
chronous data transfers and computation overlapping (e.g. NVIDIA GPU CUDA API with
Streams support). As previously detailed each device has a DeviceAPI and a controlling
thread associated. If the device supports concurrent copy and execution, the controller will
use a two task window execution, i.e., right after signalling the task execution, the controller
requests another task, processes its data chunks and signals the necessary copies while the
device is executing the previous task. In the ideal case, when a task is signalled for execu-
tion, the necessary data associated to that task would be ready in device memory address
space. This data pre-fetching technique reduces the data transfer overhead enabling, in an
optimal case, a task to be ready for execution right after the previous task nishes. This will
potentially increase the device throughput and consequently increase system performance.
Due to the lazy memory approach devices may end up with useless data in their memory
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spaces that is required by the following tasks. If the memory is not enough to execute a
given task, the DMS will perform a ush of specic shared data chunks (copying them to
host memory), releasing useless data from device memory. This is done adding new tags to
the MSI protocol and device memory available checks.
3.3.2 Scheduling
Scheduling denes how the work is distributed over the devices and considers several factors
that inuence the decision. This dissertation evaluates and proposes four dierent schedulers
that can be divided in two categories: (i) static, where all the enqueued tasks are assigned
to the devices at once; (ii) demand driven, where tasks are assigned upon device request.
Each scheduler has two stages, a partition stage and a mapping stage that are enhanced
from scheduler to scheduler.
Round Robin with dummy dice (RR DUM)
Basic static scheduling approach that partitions tasks in equal chunks according to a static
predened value and assigns tasks to devices in a round robin fashion. In the rst stage it
dequeues a job from the main queue, if it is partitionable and has not been partitioned, the
scheduler calls the dice method with the parameter corresponding to a default static value
(dummy dice).
In the second stage the scheduler will select in which device the task will be mapped to.
Notice that the scheduler is unaware of the total number of tasks that the programmer will
submit, and one of the objectives of the runtime system is to balance the load across all
available devices. Round robin scheduling is simple scheduling algorithm typically used for
assigning execution time slices to processes in a circular order. In this case the scheduler
will use this circular order to assign tasks to devices, alternating between them and thus
distributing the tasks evenly. After the target device is set, the task is enqueued in the
device controller queue and the scheduler repeats the process with another task from the
main queue.
Weighted Round Robin with dummy dice (WRR DUM)
This scheduling approach is similar to the previous one, it only diers in the mapping stage.
When the programmer registers a device in the framework, a performance metric will be used
to characterize the device compute capabilities. This performance metric is dened according
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1 loop
2 check scheduler device work queue for tasks
3
4 if no tasks found
5 check main queue
6 if no tasks found
7 check other devices ' queues
8 if no tasks found
9 block until tasks are submitted
10
11 if task found
12 if task_dice_level 0
13 dice according to default value , buffer with N tasks returned
14 enqueue N-1 tasks in main queue
15 task = remaining buffer task
16
17 if task_dice_level 1
18 dice according to device relative compute capability , buffer with M tasks returned
19 enqueue M-1 tasks in main queue
20 task = remaining buffer task
21
22 if task_dice_level > 1
23 add task to device controller queue
24
25 end loop
Code block 3.4: Demand driven with dynamic dice scheduling algorithm
to the performance model implementation. This metric will be used by the scheduler to dene
the relative number of tasks that are assigned to each device. The circular assignment order
is also used but enhanced in order to perform the weighted balanced assignment of tasks.
The number of tasks assigned to each device is thus coherent with the computational power
that the device provides to the system.
Demand driven with dummy dice (DD DUM)
This scheduler follows an inverse communication pattern to assign tasks i.e., the scheduler
will process a task upon a device request for work. When a device gets idle or nishes a task
it sends a message (using System Operations messages) to the scheduler thread indicating
that it is available for processing. The scheduler then fetches a task, applies the same rst
stage algorithm as the previous two approaches, and enqueues the task in the device work
queue. This will automatically balance the task assignment since the mapping strategy
respects each device requests.
Demand driven with dynamic dice (DD DYN)
DD DYN follows a slight dierent approach. It also follows a demand driven mapping but it is
combined with a two level dice stage. Upon device work request, the scheduler fetches a task
and checks its dice level. If task is dice level zero it calls the dice method with a parameter
calculated according to a default value (just like the other schedulers), marks the resulting
tasks as dice level one tasks and enqueues them in main queue. If task is dice level one, the
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dice method will be called with a parameter calculated according to the requesting device
relative compute capability (RCC). Notice that this is not the same value that characterizes
the devices used in WRR DUM scheduler. This a normalized relative performance metric
that enables the scheduler to be aware of the gap between devices' compute capabilities. For
instance, in a system with two GPUs and one CPU, if the performance model dictates that
the CPU is four times slower than the GPU1 and the GPU2 is two times slower than GPU1,
the CPU, GPU1 and GPU2 RCCs are 1/4, 1 and 1/2 respectively.
If the requesting device RCC is 1, the dice level one task is directly assigned to device and
no second level is applied. Otherwise, task is diced according to device RCC and the resulting
tasks are marked and enqueued in a queue, corresponding to the requesting device, from a set
of queues that the this scheduler maintains. This set of queues, one for each device, enables
the scheduler to organize dierent granularity tasks in a fast and low-overhead mechanism.
If the task level is two it is enqueued in device controller work queue for execution.
The scheduler local queues technique also enables work-stealing. Upon device work re-
quest, if there are no more tasks on the device queue as well as on the main queue, the
scheduler will search in the remaining device queues for tasks; if found one is popped and
assigned to the requesting device.
The DD DYN work-ow is illustrated in Code block 3.4. Upon device work request,
the scheduler checks the device queue, the main queue and the other device queues for
work, if found it applies the dice method according to the task dice level and requesting
device compute capabilities. Finally, the task is enqueued in the device controller queue for
execution.
3.3.3 Performance Model
When assigning task to devices the scheduler must take appropriate decisions. These de-
cisions are inuenced by several factors that need to be considered in order to achieve an
ecient scheduling. These factors might include device characteristics, algorithm and work-
load size. The performance model purpose is to encapsulate all this information and provide
useful hints to the scheduler in order to achieve ecient scheduling.
As Thibault et al.[61] argued, it is very hard to nd a single performance model that
provides precise and reliable information in a generic way. It needs to capture and com-
bine details about device architecture, device execution and memory models, data workload
patterns, data set size, etc.
Nevertheless, a performance model can be dened over a set of parameters that provide
39
estimations of performance behaviours. For this dissertation scope a simple performance
model is proposed that enables the characterization of the device capabilities. This perfor-
mance model is based on the theoretical peak oating-point operations per second of the
device: it represents the theoretical number of operations a device can perform per second.
This value is provided by the device manufacturer and associated to the device. It enables
the scheduler to estimate the gap in performance among devices. It is a very incomplete
performance model, but its implementation oers enough modularity and abstraction that
enables the enhancement and implementation of other more complete performance models.
3.4 Addressing irregularity
One of the great causes of ineciency when exploring heterogeneous systems is the irregular
computation pattern of the applications. The application behaviour is not known a priori,
the workload and memory accesses pattern vary from data element to data element, which
dicults the ecient mapping of the workload to the available devices. For instance, in an
n-body simulation with the irregular algorithm Barnes-Hut (described in Section 4.1.3), the
time required to process a particle is arbitrary, thus a device takes an arbitrary amount of
time to process a set of particles, which potentially causes system imbalance. This suggests
the use of adaptive load distribution mechanisms, like work stealing and work donation, that
enable the runtime system to balance load across devices, which also requires breaking the
monolithic approach featured by the proposed model.
Another required feature is secondary work generation. In an irregular application this
would require the basic work unit to be further decomposed into ner granularity tasks in or-
der to enable the balancing. For example, in the Barnes-Hut irregular algorithm, one could
associate the basic work unit (BWU) to a complete processing of the particle interaction
forces, which requires a traversal of an octree of an arbitrary length. A possible further
decomposition is to associate the BWU to the visit of a single level of the tree and if the
algorithm requires descending in the tree a new BWU is created and stored for further local
processing or mapping to another device. This will decompose the arbitrary workload into
smaller chunks of load that will be balanced across available computational resources, and
therefore tackling the irregularity of the application. This requires not only that the system
handles distinct work granularities, but also that the application programmer rethinks the
BWU associated to the algorithm and re-design the provided kernels in order to use sec-
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ondary work instantiation.
Implementing these mechanisms requires the denition of a pipeline in order to manage
the generated work. In single instruction multiple thread (SIMT) devices like GPUs this is
not trivial due to several control limitations that these devices exhibit. In literature eorts
have been made in order to map irregular workloads onto SIMT devices like GPUs [64]. It
implements a task-based irregular workload model that combines a uberkernel with persis-
tent threads, warp size work granularity and task stealing and donation. The uberkernel
is a regular CUDA kernel that executes dierent work according to a condition where the
main objective is to eliminate kernel switching overhead. Persistent threads fetch work in
a loop during kernel execution until no more work is available using work queues. When
a new BWU is generated it is added onto the work queue. Warp size work reduces the
CUDA thread architecture to 32 threads per block assigning a block to each SM, reducing
synchronization and providing a worker view of a SM.
Mechanisms to balance the workload of an irregular problem between devices and within
the device using a similar task-based irregular workload model proposed by Tzeng et al.[64]
were developed and assessed through out this dissertation's work. With this pipeline ap-
proach the SIMT internal device computational resources are balanced and also provides the
ability to donate work to other devices balancing the arbitrary workload.
However, work donation requires communication between devices while tasks are being
executed, i.e., while a persistent kernel is executing. In CUDA programming model this
feature requires the use of complex communication mechanisms so that the kernel is not in-
terrupted. Therefore, the proposed approach will focus in intra-device load balancing,i.e., no
work will migrate from device to device, it will only be balanced within the device compute
resources.
The proposed pipeline and ow control is illustrated in Figure 3.6. It follows the same
work queueing model, using try lock mechanisms in order to reduce the queueing contention
overhead, warp size work granularity and persistent threads. The application functionality
is applied by a device function pointer provided by the programmer that shares work queues
and data buers.
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Figure 3.6: (1) A job or task, that potentially represents a range of particles, is copied to
device global inbox queue(GIQ); (2) Enqueue in local inbox queue (LIQ) elements from local
outbox queue (LOQ), as a result from the previous iteration, until LIQ is full or LOQ is
empty; (3) Check if the LIQ is not full, if slots available try lock GIQ and get more work
until LIQ is full; (4) If the LIQ is full and there is still elements in LOQ, try lock to enqueue
in GIQ (5) Retrieve 32 (warp size work granularity) elements and execute; (6) If there is
not enough room in LOQ to store all secondary tasks, force GIQ lock and enqueue all the
elements of the LOQ; repeat from step 2.
However, the implementation of this pipeline is still not trivial. The work management
overhead must be minimized so that it does not cancel the gain achieved from these mecha-
nisms, specially if the algorithm imbalance levels are low. This overhead is characterized by
the queue management and contention, that has been reduced with the try lock mechanisms,
but essentially by the memory allocation overhead required to instantiate the secondary work.
This suggest the recycling of memory by the means, for example, of a memory pool.
This approach was implemented and evaluated with Barnes-Hut algorithm but the over-
head exhibited by the current implementation overwhelms the gains achieved by using these
mechanisms. The low unbalance levels of this algorithm and the current overhead does not
compensate the use of this model when compared to simply assigning one CUDA thread to
a particle and process the complete traversal.
Given the very low performance levels achieved with current implementation results are
not presented on this dissertation and this topic is relegated to future work.
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Chapter 4
Study cases and Methodology
To evaluate the proposed models and mechanisms a small set of applications were imple-
mented in PERFORM framework. These applications try to evidence the impact of the
implemented features as well as providing some insights of behaviours in terms of scalabil-
ity and eciency of the heterogeneous system with PERFORM. They were chosen mainly
due to their computational features, implementation complexity and research importance.
The following sections briey describe the three chosen applications: Matrix Multiplication
(MM), Convolution with Fast Fourier Transform (CONV) and N-body Barnes-hut (BH).
Figure 4.1: Matrix multiplication algorithm: Each element Cij from the resulting matrix is
calculated by a dot product between the row i of matrix A and column j of matrix B
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4.1 Applications
4.1.1 Dense Matrix Multiplication
Matrix multiplication is a broadly used mathematical operation that multiplies two dense
matrices and adds the result to a third matrix. The main operation is a simple dot product
of two arrays, each operation result denes the value of each position in resulting matrix
(Figure 4.1). The operation is described has C  AB + C and has O(n3) complexity for
n  n matrix. There is no data dependency between output elements and the operation is
always the same, which makes it a SIMD application and a typical data-parallel program.
The block decomposition of the algorithm is trivial. It is dened by dividing the matrix C
in blocks where both blocks and block elements may be in computed in parallel. Therefore,
according to PERFORM model, the basic work unit is an element from the resulting matrix
plus the two required arrays.
The implemented version uses highly optimized libraries: CuBLAS [46] for GPU and
Intel Math Kernel Library [33] for CPU. And all the tests were made with single precision
oating point methods.
A Domain is created for each matrix. Input domains A and B are read-only and diced
according to algorithm needs, whereas Domain C is read/write.
4.1.2 Image Convolution with the Fast Fourier Transform
Convolution is a technique used in image processing for low-level ltering. Convolution is
dened in few steps, one of them is the well known Discrete Fourier Transform (DFT) which
is an expensive operation with O(n2) complexity. Cooley and Tukey [17] though presented
the Fast Fourier Transform (FFT), which is a faster version of this algorithm that reduces
it to O(n log n).
The Fourier Transform converts a signal from the time domain to the frequency domain.
It is typically used as two inverse operations: (i) forward transform, that transforms a signal
to the frequency domain; (ii) inverse transform , which transforms a spectrum (frequency
domain signal) into the time domain. Applying a forward transformation to a signal and
applying inverse transform to the result, the initial signal is obtained.
The algorithm operates in one-dimension or in two-dimensions. When processing a image
signal - typically a matrix - both 1D and 2D versions of the algorithm apply. The 1D version
is applied to all rows independently and repeating the process in the columns. In order to
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Figure 4.2: Image Convolution. Top down execution ow. Image result in T' Image domain.
apply it to columns the row result - both real and imaginary - is transposed and the method
is repeated. On the other hand the 2D version processes all the signal at once. Both versions
produce an image frequency spectrum that is composed by a real and imaginary part.
The Convolution is a mathematical way of combining two signals and form a third signal.
The rst signal corresponds to the image and the second is a lter kernel that corresponds
to the intended eect. The result signal yields the nal image.
The algorithm is dened in three steps: (i) FFT of the input image and lter kernel,
to transform these into the frequency domain; (ii) Multiplication of the real and imaginary
parts of the input image with the real and imaginary parts of the kernel, which results in
the real and imaginary parts of a third signal; (iii) Inverse FFT of the third signal to obtain
the nal convolved image.
Parallelism can be easily exploit since each FFT row is independent (in 1D case ) as well
as the FFT column, however a data dependency between rows and columns apply. After
both frequency signals are available, the frequency multiplication can be performed which
is a simple data-parallel SIMD operation. And nally the inverse FFT is applied to obtain
the result image where the same parallel assumptions apply.
The implemented version also uses high-performance libraries - Intel MKL for CPU and
CUFFT for GPU CUDA [47]. These libraries use a data-type that supports the real and the
imaginary part in a single type, thus, only two domains are required, one for image spectrum
and another for the kernel. All the domains are dice-able since rows (or columns) can be
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Figure 4.3: Barnes-Hut data division and forces calculation
calculated independently and in parallel.
As stated applying the FFT algorithm to an image signal requires processing the rows,
transpose the result and repeat it. This transposition is done out-of-place which requires
an extra domain and can be done completely in parallel. Figure 4.2 illustrates the kernels
and associated domains with dependency constraints. Note that each dependency constraint
requires data synchronization which means that all data is copied back to the host. This is
a potential performance bottleneck specially in limited memory bandwidth systems.
4.1.3 N-Body Barnes-Hut
N-Body Barnes-Hut is a well known algorithm that performs an n-body simulation of a set
of particles. It diers from other n-body simulations by approximating force calculation
between particles using the center of mass of distant particles. The algorithm is supported
by an Octree data structure that divides the space hierarchically. The center of mass is
calculated for each cell enabling the algorithm to approximate the forces that particles induce
upon each other. Figure 4.3 illustrate an interaction between a particle and particles near
and far away. For each body the algorithm starts from the tree root and checks the center of
mass distance for each cell. If close all child cells are visited recursively, otherwise the center
of mass is used in order to approximate the forces calculation.
The algorithm is repeated for a known number of time-steps, at each step ve main
operations are performed: (i) Compute bounding box of the all particles; (ii) Build the
octree; (iii) Compute the center of mass for each cell (iv) Calculate the interaction forces
(gravitational forces); (v) Update the particle positions according to calculated interactions.
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In the end of each iteration a data synchronization is performed.
Barnes-hut ecient implementation is not trivial, specially in GPUs. Burtscher et al.
[15] has studied ecient mapping of this algorithm in CUDA programming model, arguing
that the algorithm poses as a challenge due to its recursive properties and irregular data
accesses and computation patterns.
The proposed implementation performs the three rst stages - Compute bounding box,
Build the octree and Compute the center of mass - of each iteration in sequential CPU code
and it is not considered in the evaluations. Although not negligible, these set of operations
represent a small percentage of the computation load. The focus is in forces calculation and
position update. In the CPU, forces are calculated using the parallel API TBB that divides
the particles across available threads and applies a kernel to each particle. The kernel will
traverse the tree, calculating the interaction of one particle with all the others. This denes
the basic work unit of this application. In the GPU, the kernel is similar but a single particle
is assigned to a single thread.
To simplify the implementation the tree and particle Domains are read only and non
diceable and a dice-able domain is used to store force interaction results, allowing each
particle to be calculated independently in parallel.
4.2 Measurement models
To validate the analysis two simple metrics are used: Time-to-solution and Eciency. Mini-
mizing the time-to-solution(TTS) is the typical target of these frameworks. It is a simple
and straightforward metric that enables direct and intuitive comparisons between scheduling
approaches and device congurations. In order to reason about the system behaviour and
gain insight about the obtained results, TTS is further decomposed into the time a device
is actually busy processing tasks, Texec, and the time is not processing a task, referred to as
Tidle. Tidle might be due to load imbalance (the device has no task assigned), data transfer
overhead and runtime system overhead. Note that under this model a device is either busy
or idle, thus each time instant is accounted as either Texec or Tidle. Therefore, for each device,
TTS = Texec + Tidle, which in practice, and due to potentiality measurement errors, result
in TTS  Texec + Tidle.
Ideally, Tidle = 0 meaning that all devices are always busy and TTS = Texec for all the
devices in the system.
Eciency (also used in [6]) expresses how the devices in HMS work together at the same
47
E CPU GPU GPU + CPU
110% 5 3 1.7 (70% - GPU, 30% CPU)
93% 5 3 2 (60% - GPU, 40% CPU)
Table 4.1: Eciency metric calculation example: In the rst GPU + CPU execution 70% of
the workload was assigned to GPU and the remaining 30% to CPU.In the second execution
10% more was assigned to CPU. Values in seconds.
time. It is a ratio between the computational power exhibited from all the architectures
working together, referred to as Pall devices, and the sum of computational powers of each
device, referred to as Pdev i, executing the whole application individually. Pdev config is the
computational power exhibited from a device conguration executing an application with a
given workload in TTSdev config seconds( Equation 4.1). The eciency E is thus calculated
as Equation 4.2 shows.
Pdev config =
workload
TTSdev config
(4.1)
E =
Pall devices
Pdev 1 + Pdev 2 + :::+ Pdev N
(4.2)
If the workload is not known a priori, one can use Equation 4.3, which is equivalent to equa-
tion 4.2 since workload is the same for all congurations.
E =
1
TTSall devices
1
TTSdev 1
+ 1
TTSdev 2
+ :::+ 1
TTSdev N
(4.3)
This enables reasoning about how computation anity and load balancing is explored by the
runtime in an heterogeneous system. In an homogeneous system the power exhibited from all
devices together should usually not exceed the sum of computational powers of each device
[6]. In an heterogeneous system, due to the computation anities, the set of devices, in an
ideal case, may outperform the sum of the individual powers. In Table 4.1 is an example
of two hypothetical executions of the same application with dierent workload assignment.
The GPU implementation outperforms the CPU implementation and the hybrid result is
inuenced by the amount of work assigned to each device, which is clearly reected in the
eciency.
The potentially major cause of ineciency is idleness, which is caused by several fac-
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tors such as runtime system management overhead, memory transfer overhead, performance
model assumptions, etc.
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Chapter 5
Results
This chapter presents experimental results and evaluates the proposed runtime system,
analysing how the resources are explored using dierent mapping policies and how the in-
creased programming productivity is reected in the applications.
5.1 Test setup
All measurements were made in a workstation characterized by the following details:
 CPU: Intel Xeon Quad-core E5630 Nehalem 32nm micro-architecture, 12M L3 Cache,
2.53 GHz, 4 Cores, 8 Threads, 40 GFLOPS theoretical peak performance per core,
resulting on 160GFLOPS of global peak performance;
 GPU: 2x NVIDIA GeForce GTX 480 Fermi architecture, 480 CUDA Cores, 1536 MB
GDDR5, 1350/168 GFLOPS single/double precision theoretical peak performance;
 System RAM: 12 GB RAM DDR3 1600Mhz
 SO: Linux 2.6 64bits
 Compiler tools: Intel C++ 64 Compiler 12.0, NVIDIA CUDA compiler 4.0
 Libraries: Intel TBB 3.0, CUDA toolkit 4.0, Intel MKL 10.3
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Figure 5.1: Time to solution with dierent device congurations and DD DYN scheduling
policy (note the logarithmic scale on the vertical axis
5.2 Exploring resources
One of the proposed goals of this dissertation is to explore the computational capabilities
of the available resources in a heterogeneous system in order to reduce the time-to-solution.
Figure 5.1 shows the time-to-solution (TTS) achieved with the proposed applications as
devices are added to the system. Each plot depicts the result for each application with the
biggest problem size and DD DYN scheduling policy.
In the GEMM and BH applications, GPUs clearly outperform the execution of the CPU
whereas in the Convolution the gain with the high level parallelism of the GPU is over-
whelmed by the memory transfers performed in each blocking step of the algorithm. With
two GPUs the increased parallelism level hides part of the memory transfer overhead and
the performance is improved, but still lays behind the single CPU system.
However, introducing a CPU to the 2 GPUs conguration will further decrease the per-
formance which is also noticeable in GEMM and BH. Through out the dissertation load
balancing has been directly associated to data partitioning, which renders the system sched-
uler trapped to it. Data partitioning mechanisms have been proposed that enable the runtime
system to partition data on demand and in execution time. Data logical partitions (Domains)
are dened in cooperation with the application programmer and scheduler, and dynamically
processed by the DMS (Section 3.3.1). In an ideal situation, task chunk sizes are dened
according to available resources and/or relative performances, which requires the denition
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GEMM CONV BH
T job 2.3 2 18.2
CPU
T exec 1.89 0.31 13.65
T idle 0.2 1.47 8.59
Data Vol. Transf. (MB) 1800 2560 600
GPU0
T exec 0.17 0.12 15.22
T idle 2.1 2.03 7.07
Data Vol. Transf. (MB) 1265 1183 3084
GPU1
T exec 0.12 0.12 14.63
T idle 2.15 2.03 7.66
Data Vol. Transf. (MB) 1251 1162 3074
Table 5.1: Execution time decomposition with CPU+2xGPU device conguration and
DD DYN scheduling policy
of arbitrary task sizes, and , according to the proposed model, arbitrary data divisions.
Arbitrary data division is hard to achieve with multidimensional arrays. Dividing the data
into multiple chunks with dierent sizes (and/or forms) results in heavy data fragmentation
and might even lead to situations where no further chunks of the desired size are possible.
Managing all these dierent and arbitrarily sized data chunks would result in additional
overheads and complexity.
Therefore, the proposed data partitioning approach is based on a hierarchical division,
where all chunks on the same level of the hierarchy are equally sized. Descending on level
of this hierarchy (i.e. generating additional data chunks with ner granularity) requires
subdividing the associated data chunk into a number of smaller equally sized sub-chunks.
For example on a system with two GPUs and one CPU, where each GPU has a computing
capability much larger than the CPU, the initial data is divided into a number of large,
equally sized data chunks. One of these data chunks is then further subdivided into a
number of smaller equally sized sub-chunks in order to generate tasks appropriate to the
CPU, whereas larger ones are mapped onto the GPUs. When the GPUs nish their tasks,
they will start receiving the remaining smaller data chunks, which the CPU did not processed
yet. Processing small chunks of data reduces device throughput due to several factors, such as
increased kernel invocation overhead, potentially reduced device occupancy levels, reduced
parallel execution levels, among others. The penalty is more evident if an added device
compute capability does not compensate the increased loss of throughput consequent of
considering the new device compute capabilities. Figure 5.1 depicts this situation for the
three applications where a CPU with about 1=10 relative compute capability is added to a
2xGPU device conguration.
Table 5.1 illustrates an approximate decomposition of the execution time which shows
that the devices are idle for a signicant part of the execution time. This is specially no-
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DD DUM DD DYN
T job 1.3 2
CPU
T exec 0.37 0.31
T idle 1.01 1.47
Data Vol. Transf. (MB) 2560 2560
GPU0
T exec 0.08 0.12
T idle 1.37 2.03
Data Vol. Transf. (MB) 844 1183
GPU1
T exec 0.06 0.12
T idle 1.39 2.03
Data Vol. Transf. (MB) 716 1162
Table 5.2: CONV execution time decomposition with CPU+2xGPU device conguration.
Data Vol. Transf. is the amount of bytes transferred by each device. The CPU represent the
transfers that the host performed in order to provide a task private address space (Section
3.3.1)
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Figure 5.2: Time to solution comparing dierent schedulers for dierent problem sizes with
2xGPU+CPU device conguration
ticeable for the CONV study case that performs several intermediate data synchronizations
(T idle includes data transfers times). This is potentially due to memory transfers and
related overheads, which suggests poor data management eciency, that needs to be en-
hanced in order to minimize the device exhibited idle times, increasing usability and overall
performance.
5.3 Schedulers' behaviour
Figure 5.2 depicts the behaviour of the four schedulers for each application with a 2xGPU+CPU
device conguration. In the GEMM and BH case the RR DUM scheduler result is seriously
aected by the load imbalance that causes the GPUs to idle while the CPU is processing its
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Figure 5.3: Workload distribution to the dierent devices, comparing dierent schedulers
tasks. On the other hand, the DD DYN is well favoured by the demand driven mechanism
coupled with good performance insights provided by the performance model, i.e., the the-
oretical peak FLOPS are close to the real FLOPS that the devices deliver performing the
algorithm. In the BH case the WRR DUM is slightly better than DD DYN due to more
work assigned to the GPU and the DD DYN scheduling policy overhead (work-stealing).
However, for CONV DD DYN's performance is aected by a data partitioning that fol-
lows a performance model which does not correspond to the real performance of the kernels.
Table 5.2 shows that the devices are idle for a substantial period of the execution time. This
scheduler is thus outperformed by the DD DUM policy that uses coarse-grain tasks reducing
the memory transfer overhead.
As also evidenced in the previous section, the CONV study case reveals that the e-
ciency of the data-management systems is a crucial factor when addressing heterogeneous
systems. The limited bandwidth and the overhead required to maintain data consistent may
substantially contribute for a poor overall performance.
Figure 5.3 depicts how the schedulers assigned the work load to available devices. The
static characteristic of the round-robin mechanism is easily noticed, as well as the dynamism
of the demand driven policies. The static nature of the RR policies is responsible for imbal-
ances in most cases, except if the performance model associated with WRR DUM accurately
matches the delivered performance, i.e., when the theoretical peak performance corresponds
to the sustained performance, which on the case studies happens only for the BH application.
Figure 5.4 shows the eciency of the four schedulers with multiple problem sizes. The
GEMM and BH applications reveal increased eciency for DD DYN andWRR RUM policies
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Figure 5.4: Eciency obtained with dierent schedulers for the dierent problem sizes.
2xGPU+CPU device conguration.
as the problem size grows, which reveals the important contribution of a performance model
when it matches the real sustained performance. However, for the CONV study the overall
eciency is quite aected as the image size changes, which also reveals that the DMS renders
the system inecient. It is also noticeable that the performance model driven approaches
present a lower eciency due to the mentioned inaccuracy of the proposed performance
model when evaluating this application (i.e. WRR DUM and DD DYN for CONV).
5.4 Programmer's Productivity
One of the goals of this dissertation is to propose an intuitive programming interface to
express applications, easing the handling all the devices' tools and disjoint memory spaces,
and also maximizing the use of a HMS, therefore increasing the programmer's productivity.
Adding a new device with a new architecture to the system only requires the programmer
to provide implementations to the Device API interface and kernels. If adding a new device
with an architecture that is already in the system, it is only required to register the new
device with a system primitive and no additional code is required.
An alternative to using a framework that explicitly targets multiple heterogeneous devices
is to develop applications for a given architecture using optimized libraries and computing
kernels. This latter option will often guarantee added performance, but hinders scalability
onto dierent architectures and requires the programmer to master device specic develop-
ment tools and APIs.
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Application Device Label Description
GEMM
CPU CPU MKL Multi-core GEMM using Intel MKL
GPU GPU cuBLAS Single GPU, GEMM using cuBLAS
CONV
CPU CPU MKL Multi-core, FFT using Intel MKL and Intel TBB to transpose kernels
GPU GPU FFT Single GPU, FFT using cuFFT and a regular CUDA kernel to transpose
BH
CPU CPU Burtscher Multi-core, Martin Burtscher [38] code using Intel TBB
GPU GPU Burtscher Martin Burtscher [15] code using CUDA
Table 5.3: Optimized libraries used for each case study
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Figure 5.5: Comparing PERFORM best scheduler and device conguration with other im-
plementations (note the logarithmic scale on the vertical axis).
In order to assess the performance losses associated with using the PERFORM framework
(versus platform specic applications) optimized versions of the three case studies were used
according to Table 5.3. Note that all these optimized versions use a single device, i.e., one
CPU or GPU, but fully exploit the parallelism within the device.
To compare performance the best PERFORM solutions were selected, meaning that the
time-to-solution reported was obtained with the best scheduler and device conguration.
Results obtained with this framework are labelled with the prex PF to ease readability.
Figure 5.5 clearly shows that for the GEMM case study there are clear advantages on
using PERFORM. PF GPU is slightly worst than GPU cuBLAS, but the former scales to
multiple GPUs without any programmer eort and achieves better results on 2xGPUs than
any of the device optimized alternatives.
However, for the CONV and BH case studies the single GPU optimized application
clearly outperforms the PERFORM alternatives even with multiple GPUs. The through-
put reduction consequent of the regular data partitioning mentioned in previous sections
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(that also applies to the GEMM case) is a potential cause for this loss of performance. In
the CONV case the major cause is the memory transfers that are performed each time a
synchronization is required, whereas in the GPU CUFFT the whole data is kept in the de-
vice the whole time. This memory transfer overhead seriously aects the performance that
even the CPU MKL slightly outperforms the 2xGPU PEFORM version. The PERFORM
versions of BH are similar to CPU Burtscher, whereas the GPU Burtcher is a hand-tuned
CUDA specic approach that is designed to explore the maximum capabilities of a CUDA
device.
The approach studied throughout this dissertation aims at achieving scalability across
multiple heterogeneous devices, while requiring minimum programmer eort. The achieved
results look promising for regular applications requiring minimum intermediate synchroniza-
tion stages and data movements as demonstrated by the matrix multiplication case study.
Applications requiring multiple intermediate synchronization and data transfer operations,
such as CONV, still suer from data management overheads that impact signicantly on the
time to solution. Data management must thus be revised and an optimized solution which
minimizes overheads is mandatory. The BH case study also requires intermediate synchro-
nization stages and associated data transfers (at the end of each timestep) thus suering
from the same problem as CONV. Furthermore, it is compared to a highly optimized GPU
version of BH code, which is currently considered among the fastest BH implementations
available. The PF GPU kernels are by no means optimized to this level.
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Chapter 6
Conclusions and Future Work
This dissertation proposes a runtime system that tackles heterogeneous many-core systems.
It provides a programming and execution model that explores the computational resources
available in a heterogeneous system. The programming interface provides primitives for job
creation, data and kernel association and application ow control that enables the program-
mer to express application functionality and data. Applications are expressed using Kernels,
one for each architecture, and Domains following a data-parallel computing paradigm. The
runtime is composed by an unied address space, which keeps the programmer agnostic to
data movements, and a data management system, based on a related project, that pro-
vides consistency among multiple copies of data and mechanisms for data partitioning and
transparent data transfers. The applications are mapped onto the available devices using
scheduling and data partitioning policies. Four schedulers are proposed and evaluated that
try to balance the workload across the available devices. Two of the schedulers follow a static
round-robin map approach (RR DUM,WRR DUM), whereas the remaining two follow a de-
mand driven approach (DD DUM, DD DYN). Both WRR DUM and DD DYN use a simple
performance model that provides performance insights to these schedulers, inuencing their
data partitioning policies and mapping mechanisms.
The framework was evaluated using three dierent case studies - single precision matrix
multiplication (GEMM), image convolution with FFT (CONV) and a n-body simulation
with Barnes-Hut irregular algorithm (BH) - implemented in a system composed by a CPU
and two GPUs.
In terms of productivity, the achieved results look promising for regular applications that
have few data synchronization points as demonstrated with the GEMM application. The
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reported results reveal clear advantages in using the PERFORM framework.
Associating scheduling and data partitioning prevents the runtime system from generat-
ing tasks with arbitrary granularity, since these are tightly coupled with data and this can
not be partitioned into arbitrary subdomains. The proposed data partitioning model divides
data hierarchically in equally sized data chunks, which reduces the devices' throughput and
overall performance, as evidenced for all the study cases. This throughput reduction should
thus be tackled by revising data partitioning mechanisms, providing ecient and adequate
data division techniques that suit the needs of such scheduling methodologies, but also that
do not compromise the overall performance.
Static work decomposition and mapping, ignoring the devices relative performances, is
clearly inadequate as demonstrated by the RR DUM scheduler in GEMM and BH case stud-
ies. Dynamism in data partitioning and scheduling adaptation seems mandatory to achieve
acceptable levels of eciency, as well as performance model driven decisions. However, the
performance model used through out this work was too simple to capture all the subtleties
of the applications behaviour, as demonstrated by the CONV with the DD DYN policy.
More accurate and sophisticated performance models are required and will be studied in the
context of future work.
Results have also shown that the data management system is a crucial component when
addressing heterogeneous many-core systems, mainly due to the disjoint address spaces and
limited bandwidths . The CONV study case, that performs several intermediate data syn-
chronization points, demonstrates a clear need for a more ecient data management. The
DMS must thus provide more ecient data transfer mechanisms and minimize data transfers
with a more complete exploitation of data locality.
Summarizing, results have shown that more exible data partitioning strategies are re-
quired to allow for arbitrary tasks' granularity, an accurate performance model is mandatory
to allow for informed dynamic scheduling and the data management system must provide
ecient data transfers and an extensive exploitation of data locality, otherwise the whole
system performance might be compromised. The proposed runtime system performs well
for regular applications with minimal synchronization points, which support our initial hy-
pothesis that an unied programming and execution model would increase the programmer's
productivity without impacting too severely on performance. These conclusions will moti-
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vate future work, concentrating on guaranteeing acceptable eciency levels for the set of
components identied throughout this dissertation, thus providing an unied execution and
programming model that releases the programmer from dealing with the challenges that a
HMS pose, allowing him to focus on the algorithm functionality, while fully exploiting the
computational power of such systems.
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